Please read this page from the main YASEP interface
The miniYASEP

by whygee, version : 2014-05-09

The microYASEP architecture



The miniYASEP is a subset of the YASEP family that targets microcontroller applications. It is more efficient than the microYASEP but uses more logic gates. It should still fit in small FPGAs and can be used when the microYASEP is performance-bound, above 20 MIPS. It preserves many of its main features but the scheduling is tighter, faster and more flexible, using a higher speed clock.

Some of the constraints and features :

A variable-length, multi-cycle datapath is more efficient at hiding some latencies that are inherent in the microYASEP. The register set can be accessed more often for reads and writes so up to 4 registers can be read and written during one instruction, not even counting the 3 data memory accesses.